Image 1 of 6
Image 2 of 6
Image 3 of 6
Image 4 of 6
Image 5 of 6
Image 6 of 6
1. R&D Background
DSD audio coding offers near-perfect performance but comes with significant technical challenges. Its unique sound quality has captivated music lovers worldwide, sparking a surge of enthusiasm for DSD over the past decade. To date, more than 10,000 SACD albums have been released globally, representing an invaluable cultural resource.
However, SACD's reliance on the DSD64 format—a lower-frequency version of DSD—limits its potential due to disc storage constraints. DSD64 suffers from lower D/A conversion accuracy and produces out-of-band noise (above 23kHz) during the process. To address these issues, many SACD players convert DSD64 to PCM for D/A conversion, undermining the advantages of DSD. This limitation significantly contributed to SACD's struggle against CDs in the market.
Recent advances in DSD coding and FPGA technology have enabled the development of algorithms that raise DSD frequency from 2.8224 MHz to much higher rates. This innovation improves D/A accuracy and shifts out-of-band noise to higher frequencies, making it easier to filter. With these advancements in mind, we embarked on the development of a high-precision DSD frequency-raising algorithm.
2. R&D History
DSD technology, being proprietary, offers little public documentation. Through years of research, we developed a unique algorithm for high-precision frequency raising, complemented by two groundbreaking clock technologies: Synchronous Direct Clock and Clock Blocking.
The analog circuit plays a critical role in DAC performance, as any deviation in its design can offset even the most advanced digital features. Our R&D team spent nearly a year refining the analog circuit architecture, iterating through over 20 designs. After extensive testing and fine-tuning, the DSDAC 1.0 achieved reference-level performance.
3. Core Technologies
High-Precision Frequency-Raising Algorithm
This innovative algorithm, a complex mathematical solution, elevates DSD playback by raising its frequency. It enhances D/A accuracy, broadens DSD’s application potential, and positions the DSDAC 1.0 as a leader in audio DAC technology.
Synchronous Direct Clock Technology
Unlike traditional clock systems, this technology transmits the built-in femtosecond clock directly to the shift register without intermediate conversion. This approach ensures that the clock's femtosecond precision is fully reflected in the analog output, avoiding the additive jitter typically introduced by frequency dividers.
Clock Blocking Technology
By discarding the clock from external pre-devices, DSDAC 1.0 exclusively relies on its internal clock. This isolation ensures consistent performance, regardless of the digital source, as long as the data is accurate. Unlike ASRC systems, which negatively affect sound quality, this synchronization process eliminates a longstanding issue in digital audio.
Advanced USB Interface
The DSDAC 1.0 supports native DSD playback, a critical feature for modern DSD DACs. It accepts DSD64 via SPDIF (DOP mode) and DSD512 via USB (native mode). The XMOS XU208 chipset, with ground isolation, minimizes interference from the source device. A custom XMOS driver allows seamless native-mode DSD512 playback.
Functional Parameters
SPDIF Sampling Rate: PCM 192 kHz / DOP64 (AES, Optical, Coaxial, BNC)
USB Sampling Rate: PCM 384 kHz / DSD512 (Native)
Output Interface: XLR (1 pair) and RCA (1 pair)
Output Level: 6.2V RMS (XLR), 3.51V RMS (RCA)
Volume Control Range: -65 dB to +4 dB
Dimensions: 430 × 360 × 100 mm
Net Weight: 11.5 kg
Gross Weight: 13.8 kg
User Feedback
The Deluxe Model of the DSDAC 1.0 has received high praise for its significant performance improvements. Esteemed Hi-Fi platforms have published in-depth reviews:
